WEKO3
-
RootNode
アイテム
An Out-of-order Vector Processing Mechanism for Multimedia Applications
https://ipsj.ixsq.nii.ac.jp/records/70047
https://ipsj.ixsq.nii.ac.jp/records/700477525abe2-79b8-473b-80d1-60edd351ee2f
| 名前 / ファイル | ライセンス | アクション |
|---|---|---|
IPSJ-ARC10190024.pdf (1.4 MB)
|
Copyright (c) 2010 by the Information Processing Society of Japan
|
|
| オープンアクセス | ||
| Item type | SIG Technical Reports(1) | |||||||
|---|---|---|---|---|---|---|---|---|
| 公開日 | 2010-07-27 | |||||||
| タイトル | ||||||||
| タイトル | An Out-of-order Vector Processing Mechanism for Multimedia Applications | |||||||
| タイトル | ||||||||
| 言語 | en | |||||||
| タイトル | An Out-of-order Vector Processing Mechanism for Multimedia Applications | |||||||
| 言語 | ||||||||
| 言語 | eng | |||||||
| キーワード | ||||||||
| 主題Scheme | Other | |||||||
| 主題 | プロセッサアーキテクチャ | |||||||
| 資源タイプ | ||||||||
| 資源タイプ識別子 | http://purl.org/coar/resource_type/c_18gh | |||||||
| 資源タイプ | technical report | |||||||
| 著者所属 | ||||||||
| Graduate School of Information Sciences, Tohoku University | ||||||||
| 著者所属 | ||||||||
| Cyberscience Center, Tohoku University／JST CREST | ||||||||
| 著者所属 | ||||||||
| Graduate School of Information Sciences, Tohoku University／JST CREST | ||||||||
| 著者所属 | ||||||||
| Cyberscience Center, Tohoku University／JST CREST | ||||||||
| 著者所属(英) | ||||||||
| en | ||||||||
| Graduate School of Information Sciences, Tohoku University | ||||||||
| 著者所属(英) | ||||||||
| en | ||||||||
| Cyberscience Center, Tohoku University / JST CREST | ||||||||
| 著者所属(英) | ||||||||
| en | ||||||||
| Graduate School of Information Sciences, Tohoku University / JST CREST | ||||||||
| 著者所属(英) | ||||||||
| en | ||||||||
| Cyberscience Center, Tohoku University / JST CREST | ||||||||
| 著者名 |
Ye, Gao
Ryusuke, Egawa
Hiroyuki, Takizawa
Hiroaki, Kobayashi
× Ye, Gao Ryusuke, Egawa Hiroyuki, Takizawa Hiroaki, Kobayashi
|
|||||||
| 著者名(英) |
Ye, Gao
Ryusuke, Egawa
Hiroyuki, Takizawa
Hiroaki, Kobayashi
× Ye, Gao Ryusuke, Egawa Hiroyuki, Takizawa Hiroaki, Kobayashi
|
|||||||
| 論文抄録 | ||||||||
| 内容記述タイプ | Other | |||||||
| 内容記述 | Nowadays, multimedia applications (MMAs) form an important workload for general purpose processors. The vector processing is considered as the most potential approach for MMAs due to plenty of data level parallelism involved in them. However, the tradition vector architectures obey an in-order issue policy (IIP). The IIP issue policy blocks the following instructions to be issued, no matter whether they are ready to be issued or not. This paper proposes a media-oriented vector architectural extension with an out-of-order vector processing mechanism (OVPM). The OVPM overcomes the inefficiency on utilization of the memory bandwidth and vector functional units. As a result, the proposed architecture achieves a higher performance with lower hardware cost than the traditional one. This paper evaluates the proposed architecture with architectural design parameters and finds out the most efficient size for the vector architecture when performing MMAs. | |||||||
| 論文抄録(英) | ||||||||
| 内容記述タイプ | Other | |||||||
| 内容記述 | Nowadays, multimedia applications (MMAs) form an important workload for general purpose processors. The vector processing is considered as the most potential approach for MMAs due to plenty of data level parallelism involved in them. However, the tradition vector architectures obey an in-order issue policy (IIP). The IIP issue policy blocks the following instructions to be issued, no matter whether they are ready to be issued or not. This paper proposes a media-oriented vector architectural extension with an out-of-order vector processing mechanism (OVPM). The OVPM overcomes the inefficiency on utilization of the memory bandwidth and vector functional units. As a result, the proposed architecture achieves a higher performance with lower hardware cost than the traditional one. This paper evaluates the proposed architecture with architectural design parameters and finds out the most efficient size for the vector architecture when performing MMAs. | |||||||
| 書誌レコードID | ||||||||
| 収録物識別子タイプ | NCID | |||||||
| 収録物識別子 | AN10096105 | |||||||
| 書誌情報 |
研究報告計算機アーキテクチャ（ARC） 巻 2010-ARC-190, 号 24, p. 1-10, 発行日 2010-07-27 |
|||||||
| Notice | ||||||||
| SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc. | ||||||||
| 出版者 | ||||||||
| 言語 | ja | |||||||
| 出版者 | 情報処理学会 | |||||||
